

FIG. 1




FIGURE 2




FIGURE 2A




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7





FIGURE 8A




FIGURE 8B





FIGURE 8C



900

FIG. 9

Byte 3	Byte 2	Byte 1	Byte 0	
		<i>Vendor ID</i>		00h
1004				!002
	<i>Status</i>	<i>Command</i>		04h
		<i>Class Code</i>	<i>Revision ID</i>	08h
	<i>Bist</i>	<i>Header Type</i>	<i>Latency Timer</i>	0Ch
			<i>Cache Line Size</i>	10h
				14h
				18h
				1Ch
				20h
				24h
				28h
		<i>Cardbus CIS Pointer</i>		
				2Ch
	<i>Subsystem ID</i>	<i>Subsystem Vendor ID</i>		30h
				34h
		<i>Expansion ROM Base Address</i>		38h
				3Ch
		<i>Reserved</i>		
		<i>Reserved</i>		
	<i>Max_Lat</i>	<i>Min_GNT</i>	<i>Inter. Pin</i>	
			<i>Inter. Line</i>	

FIG. 10




FIG. 11




FIG. 12A




FIG. 12B

DATA 11 10 9 8 7 6 5 4 3 2 1 0




FIG. 13A

FIG. 13B




FIG. 14A

DATA1 DATA2 DATA3 DATA4 DATA5 DATA6 BEN1 BEN2 BEN3 BEN4 BEN5 BEN6




FIG. 14B




FIG. 15A






FIG. 15B



DATA 32B 32B






FIG. 16B

FIG. 17A






FIG. 17B








FIG. 186




FIG. 19




FIG. 20